Formal reasoning with Verilog HDL by Pace, Gordon J. et al.
Formal Reasoning with Verilog HDL
Gordon J. Pace
1
and Jifeng He
2
1
University of Malta, Msida MSD 06, Malta
2
University of Oxford, Parks Road, Oxford, UK
Abstract. Most hardware verication techniques tend to fall under one
of two broad, yet separate caps: simulation or formal verication. This
paper briey presents a framework in which formal verication plays a
crucial role within the standard approach currently used by the hard-
ware industry. As a basis for this, the formal semantics of Verilog HDL
are dened, and properties about synchronization and mutual exclusion
algorithms are proved.
1 Introduction
Hardware verication tends to be viewed by people from dierent backgrounds
as being either exclusively simulation or formal verication. Combining the two
together can provide a very powerful working environment, which provides both
the exibility and concept grasping of simulators and the rigorous background
of formal methods [3].
Simulation allows faster development of design and cheaper and easier de-
bugging during the design stage than if formal verication is used. The pro-
liferation of standard hardware description languages (HDLs) made standard
libraries of hardware components widely available and has made simulation ap-
proaches even more attractive. However, the loosely dened semantics of these
HDLs makes formal verication (on their basis) impossible. Simulation on its
own is not viable since it can only show the presence of errors, not their absence.
Furthermore, the semantics of HDLs are usually much more involved than in-
dustry standard sequential software languages. Issues like parallel composition
and non-determinism, play an important role in HDLs, and simulator runs do
not do justice to these more complex concepts. For example, non-determinism
in choosing which parallel thread to follow (from a number of enabled ones) is
sometimes resolved in a simulator by taking the rst one available. This may
mean that no matter how many times a design is simulated, the result will in-
variably be the same, whereas the HDL semantics would allow an alternative
sequence of execution which could end up with a dierent result.
Formal methods cannot however, replace existent methods of hardware de-
sign overnight. Figure 1 proposes one possible framework to gradually introduce
formal methods in hardware design. The approach is completely built upon for-
mal techniques but includes simulation for design visualization and development.
Formal laws helping hardware engineers to correctly transform specications into
the implementation language are used to develop implementations guaranteed to
be correct. These laws would not cover all possible case, but a simulator (guar-
anteed to have the same semantics as the interpretation given to the implemen-
tation language), can be used to develop implementations from the remaining
specication portions, before they can be formally proved to be correct. The re-
sult is more reliability within an environment which does not require a complete
revolution over the current trends.
This paper presents only one small part of this framework. The formal se-
mantics of Verilog are dened as a formal basis for the whole strategy. The
semantics are then used to prove properties of two small case studies involving
synchronization and mutual exclusion issues.
Simulation
simulation process
Formally defined
Design Rules
Implementation
to behavioural semantics
Simulation semantics equivalent 
Formally verified algebraic laws Formal semantics for
industry standard HDLspecification language
Formal semantics for
Specification
Fig. 1. Simulation and verication: a unied approach
2 VHDL and Verilog
Until now, most work done in the formalization of industry standard hardware
simulation languages has almost exclusively dealt with VHDL[1, 2, 4, 5, 9, 11].
The main problem is that all of this research refers back to the original informal
semantics description in the ocial documentation, leading to possible discrep-
ancies. In comparison, until quite recently, much less work has been done on
formal methods used with Verilog. The experience gained with VHDL should
help this research to be more directed and to yield better results than would
otherwise be expected. Hopefully, this will also reduce the diversity of methods
used by dierent research groups and thus increase the rate at which information
is built up. In [6], M.J.C. Gordon presented a semi-informal description of the
semantics of Verilog preceding most major work on the language. This may help
to provide a common stepping-stone out of the informal documentation which
researchers may choose to make use of. Most importantly, however, one must
realise that experience gained in either of the languages can usually be applied
to the other. Thus, we believe that the main emphasis should be placed on the
application of the formal semantics of these languages and techniques based on
this kind of approach.
3 The Semantics of Verilog
3.1 Specication Organization
module NOT_beh (in, out); module NOT_struc (in, out);
input in; output out; input in; output out; wire p,g;
forever @in out = ~in; POWER P1 (p);
endmodule GROUND G1 (g);
PTRANS PT1 (p,in,out);
NTRANS NT1 (g,in,out);
endmodule
Fig. 2. Behavioural and structural description of a negation gate
A Verilog specication is a closed system made up of a number of modules all of
which run in parallel. Verilog allows both behavioural and structural descriptions
of modules. Behavioural information, describing the behaviour of the outputs of
a module, is what we will be mainly concerned with. Rather than dene the
behaviour, a structural description shows how the module is organised into sub-
components. This approach is much more physically oriented. Figure 2 contrasts
a behavioural with a structural description of a negation gate.
3.2 Approach Taken
The semantics of Verilog are described using a variant of Discrete Duration
Calculus[14,12, 8]. Rather than using the normal chop operator we dene an
alternative sequential composition operator which takes into consideration non-
stable states. The resulting Relational Duration Calculus is similar to [13] and
[10].
Duration Calculus. Only a brief overview of Duration Calculus (DC) will be
given here. Readers interested in fuller accounts of the calculus may refer to [7].
Boolean States and Expressions: DC is a temporal logic allowing one to
state properties pertaining to time in a straightforward and natural fashion.
The basic building blocks of the calculus are state variables, functions from
time to the boolean values 1 and 0. Time is assumed to be represented by
the non-negative real numbers. 1 and 0 are dened to be the constant state
functions: always true and always false respectively.
State variables can be combined together using standard boolean connectives
to form state expressions. The interpretation of such expressions is simply
to take the boolean operator pointwise on the operands. Thus, for example,
at any time t:
(P ^Q)(t)
def
= P (t) ^Q(t)
Duration Formulae: However, as the name of the calculus suggests, DC deals
with interval (or state duration) reasoning, rather than remaining at the
pointwise reasoning level. Reasoning is thus promoted to functions from time
intervals (of the form [s; f ]) to the boolean values. Such functions are called
duration formulae.
If P is a state expression:
(
R
P = n)[s; f ]
def
=
R
f
s
P (t)dt = n
D;E, where ; is the chop (or sequential composition) operator, states that
the time interval can be split into two consecutive ones such that D holds
over the rst interval and E over the second:
(D;E)[s; f ]
def
= 9m 2 [s; f ] D[s;m] ^E[m; f ]
Again, the boolean operators are overloaded to act over duration formulae
using a similar denition as before. Hence,for any time interval [s; f ]:
(D ^E)[s; f ]
def
= D[s; f ] ^E[s; f ]
From these basic operators, a variety of other useful operators can be dened:
 For a state expression P , dP e holds whenever P is true over the whole,
non-empty interval:
dP e[s; f ]
def
=
R
P = f   s ^ f > s
 de is true only for empty intervals:
de
def
= :d1e
 true and false, the two constant duration formulae, can now be dened as
(de _ d1e) and (:false) respectively.
 The length of the interval l can be dened as:
l = n
def
=
R
1 = n
Note that l  n can be dened as l = n; true. From these, l < n, l > n and
l  n can then be dened.
 The standard temporal logic operators 2 and 3 can also be easily dened.
3D, read as `sometimes D' is true over an interval [s; f ], provided that
duration formulaD holds over some sub-interval of the one in question. 2D,
read as `always D' is true provided that D holds over all sub-intervals.
3D
def
= true;D; true
2D
def
= :3:D
dP e

has the same meaning as dP e but also allows for the possibility of an
empty interval.
dP e

def
= de _ dP e
Discrete Duration Calculus. Discrete Duration Calculus is simply a re-
stricted version of the continuous one. The restrictions are:
 Any discontinuities in the boolean states belong to IN
 Duration formulae act on intervals [b; e], where both b and e are in IN
Note that in Discrete DC, the shortest non-zero interval is of length 1. This
encourages the denition of another operator:
ddP ee
def
= dP e ^ l = 1
Relational Duration Calculus. Three new operators are described below:
Pre-value of a state variable:
  
P is a temporal formula giving the value of
P just before the start of the interval.
(
  
v = x)[b; e]
def
=
(
false if b = 0
lim
t! b
 
v(t) is equal to x otherwise
Post-value of a state variable:
 !
v is the `dual' of
  
v . It is dened as the right
limit of v at the end point of the interval:
(
 !
v = x)[b; e]
def
=
lim
t! e
+
v(t) is equal to x
Relational Chop: D
W
o
9
E is the sequential chop operator which behaves just
like the normal sequential composition, but with the extra restriction that the
pre-values of state variables W in E are the same as their post-values in D.
D
W
o
9
E
def
=
9W
0
: B

 9W
D
;W
E

(D[W
D
=W ]^
^
v2W
(v
0
=
 !
v
D
^
  
v
D
=
  
v ^ dv , v
D
e

));
(E[W
E
=W ] ^
^
v2W
(
  
v
E
= v
0
^ dv , v
E
e

^
 !
v =
 !
v
E
)
Most of the algebraic laws for the normal chop operator still hold for this
relational chop. Despite the apparent complexity of the denition, we found
that manipulation of expressions using relational chop is not more complex than
using the normal chop operator, mainly thanks to the algebraic laws which we
have derived. This is, however, beyond the scope of this paper, and will not be
investigated further here.
3.3 Modules
We assume that each module P has a number of output wires O
P
to which no
other module may write. Also, the assignments to the outputs of a module must
take some time. All modules are allowed to read the output variables of other
modules, but reading and writing to and from the same global wires at the same
time is not permitted to avoid non-determinism.
The assumption that module outputs are disjoint gives us the opportunity
to dene parallel composition as:
[[P k Q]]
def
= [[P]] ^ [[Q]]
Continuous assignment: assign v=e forces v to the value of expression e:
[[assign v=e]]
def
= dv = ee

where dP e

= dP e _ de (either P is true over the interval, or it is an empty
interval).
Procedural behaviour: initial P behaves like the sequential program P:
[[initial P]]
def
= [[P]]
O
P
(Const(O
P
))
[[P]]
W
(D) describes the behaviour of an individual program module P whose
output wires are given in set W and which will, upon termination, behave as
described by the duration formula D. Const(W ) is dened as follows:
Const(W )
def
= 8w 2W  9b  (
  
w = b) ^ (
 !
w = b) ^ dw = be

3.4 Imperative Programming Statements
Verilog statements can be split into two sets: imperative programming-like con-
structs which take no simulation time, and timing control instructions, which
are closer to hardware concepts and may take simulation time to execute.
Assignments: [[v=e]]
W
(D)
def
= (
 !
v =
  
e ^Const(W   fvg) ^ de)
W
o
9
D
Conditionals: [[if b then P else Q]]
W
(D)
def
= [[P]]
W
(D) /
  
b . [[Q]]
W
(D)
Sequential composition: [[P;Q]]
W
(D)
def
= [[P]]
W
([[Q]]
W
(D))
Loops: [[while b do P]]
W
(D)
def
= X  ([[P]]
W
(X) /
  
b . D)
To avoid problems with programs such as while true do skip, we insist
that bodies of loops must take time to terminate. A simple syntactic check is
usually sucient to ensure this.
The semantics of forever loops, case statements, etc can be specied in terms
of these constructs.
3.5 Timing Control Instructions
Blocking Assignments. Assignments can be delayed by using guards, which
block time until a certain condition is satised. The assignment v=guard e reads
the value of expression e and assigns it to v as soon as the guard is lowered:
[[v=guard e]]
W
(D)
def
= 9  [[=e ; guard ; v=]]
W[fg
(D)
The assignment guard v=e waits until the guard is lowered, reads the value
of expression e and assigns it to v:
[[guard v=e]]
W
(D)
def
= [[guard ; v=e]]
W
(D)
Guards. Guards control the ow of time by blocking further execution un-
til they are lowered. Two types of guards are treated here: time delay guards
and level triggered guards. Other types of guards can be described in a similar
manner.
#n blocks the execution of a module by n time units:
[[#n]]
W
(D)
def
= (l < n ^Const(W ))_
(l = n ^Const(W ))
W
o
9
D
wait v blocks execution until v carries the value 1.
[[wait v]]
W
(D)
def
= (d:ve

^ :
 !
v ^Const(W ))_
(d:ve

^
 !
v ^Const(W ))
W
o
9
D
Spikes on communication variables are considered to be undesirable be-
haviour and are not captured by wait statements. A syntactic check usually
suces to ensure that no spikes will appear on a global variable in the system.
4 Two Case Studies
To demonstrate the use of these semantics, we take two standard examples of
programs using variables for synchronization or mutual exclusion.
4.1 Program Control Variables
To prove properties pertaining to synchronization and mutual exclusion, it is
necessary to be able to discuss where control in a program resides. This can be
done by using auxiliary variables. If the program in question is P , we dene two
auxiliary variables s
P
and f
P
representing `started P ' and `nished P '. Both
variables are initialized to 0 and the program portion P is enclosed within two
assignments:
s
P
= 1;P ; f
P
= 1
Thus, for example, P is active over a time interval if ds
P
^:f
P
e. We assume
that P does not occur inside a loop.
An alternative is to use only one variable which species whether P is active
or not. However, synchronization properties can be more easily expressed in the
notation we choose. Furthermore, in the alternative notation, most properties
become impossible to specify for point programs (which do not take physical
time to execute), since they appear to be permanently inactive.
The following laws about start and termination control variables will be found
useful in later proofs:
Once started, always started: 2(ds
P
e; true) ds
P
e)
Not started, never started: 2(true; d:s
P
e ) d:s
P
e)
Once nished, always nished: 2(df
P
e; true) df
P
e)
Not nished, never nished: 2(true; d:f
P
e ) d:f
P
e)
Start before termination: d:(:s
P
^ f
P
)e

4.2 Specication Language
When certain specication properties occur frequently, it is more eective to
dene a specication language to express the properties more concisely. Alge-
braic laws of the specication language can then be eective engineering tools
in proofs.
Non-overlapping Processes. Given two program portions, P and Q, they
are said to be non-overlapping if they do not share any common execution time.
This will be written as P non-overlap Q and is dened as:
P non-overlap Q
def
= d:s
P
_ f
P
_ :s
Q
_ f
Q
e

Disjoint Processes. Two overlapping processes may have a common execution
point if at the moment when the rst nishes, the other starts. This may not
always be desirable, for instance in the case when the second process reads a
register that the previous process has just written to. A short delay between the
execution of the processes ensures that the values written by the rst program
have stabilized and thus there is no concurrent read and write.
Two programs P and Q are said to be disjoint, written as P disjoint Q, if
there is a delay between the termination of one and the commencement of the
other:
P disjoint Q
def
= P non-overlap Q ^

3df
P
e
_3df
Q
e

)

3df
P
^ :s
Q
e
_3df
Q
^ :s
P
e

Synchronization. Three types of synchronization are considered:
 Synchronized start: P synchro
L
Q is true if P and Q start at the same time.
P synchro
L
Q
def
= ds
P
= s
Q
e

 Synchronized nish: P synchro
R
Q is true if P and Q terminate at the same
time.
P synchro
R
Q
def
= df
P
= f
Q
e

 Fully synchronized: P synchro Q is true if P and Q start and terminate
together.
P synchro Q
def
= P synchro
L
Q ^ P synchro
R
Q
Two laws about synchronization will be used. The rst states that all ini-
tial programs start concurrently, and the second relates synchronization with
sequential composition.
 If [[initial P]] and [[initial Q]], then:
P synchro
L
Q
 If [[initial P ; Q]] and [[initial R ; S]], then:
P synchro
R
R = Q synchro
L
S
4.3 Case Study: Synchronizing Handshake
The rst example involves two processes using two variables to synchronize two
portions of program running in parallel.
Each process has a variable which it sets to true once it is ready to execute
the synchronized part. It then waits for the other program's variable to become
true. Note that these variables are always initialized to zero.
HS(x,y)
def
= x=#1 1; wait y; x=#1 0;
Now consider two parallel programs which use this synchronizing portion:
COMM
def
= (initial x=0; P1; HS(x,y); P2)
k (initial y=0; Q1; HS(y,x); Q2)
where variables x and y are not free in programs P1, P2, Q1 and Q2.
Mutual Exclusion. The synchronization mechanism ensures that P1 and Q2
do not interfere (similarly Q1 and P2) and do not share any common execution
time. We rst prove that P1 non-overlap Q2 and then use this result to show that
P1 disjoint Q2. The similar result for Q1 and P2 follows immediately by symmetry.
Lemma 1. x starts o false and remains so for some time even after P1 has
terminated:
d:f
P1
^ :xe

_
d:f
P1
^ :xe

; df
P1
^ :xe; df
P1
e

Proof. The proof follows from the denition of the semantics and DC reasoning:
[[COMM]]
) f semantics of parallel composition g
[[initial x,s
P1
; s
P2
; f
P1
; f
P2
=0,0,0,0,0;
s
P1
=1; P1; f
P1
=1; HS(x,y); s
P2
=1; P2; f
P2
=1]]
) (
 !
x = 0 ^
 !
f
P1
= 0 ^ de)
W
o
9
[[s
P1
=1; P1; f
P1
=1; HS(x,y); s
P2
=1; P2; f
P2
=1]]
W
(Const(W ))
) f P1 does not write to x or f
P1
g
(
 !
x = 0 ^
 !
f
P1
= 0 ^ de)
W
o
9
Const(fx; f
P1
g)
W
o
9
(
 !
x =
  
x ^
 !
f
P1
= 1 ^ de)
W
o
9
[[HS(x,y); s
P2
=1; P2; f
P2
=1]]
W
(Const(W ))
) (d:x ^ :f
P1
e

^
 !
x = 0 ^
 !
f
P1
= 1)
W
o
9
[[#1 x=1; wait y x=#1 0; s
P2
=1; P2; f
P2
=1]]
W
(Const(W ))
) (d:x ^ :f
P1
e

^
 !
x = 0 ^
 !
f
P1
= 1)
W
o
9
(l < 1 _ ((l = 1 ^Const(fx; f
P1
g)
W
o
9
true))
) f l < 1 equivalent to de in Discrete DC g
d:x ^:f
P1
e

_
d:x ^:f
P1
e

; d:x ^ f
P1
e; true
) f once nished, always nished g
d:x ^:f
P1
e

_
d:x ^:f
P1
e

; d:x ^ f
P1
e; df
P1
e

ut
Lemma 2. If Q2 has started, x must have been true for some time.
d:s
Q2
e

_
d:s
Q2
e; dxe; true
Proof. The proof is similar to the previous one:
[[COMM]]
) f semantics of parallel composition g
[[initial y,s
Q1
; s
Q2
; f
Q1
; f
Q2
=0,0,0,0,0;
s
Q1
=1; Q1; f
Q1
=1; HS(y,x); s
Q2
=1; Q2; f
Q2
=1]]
) (
 !
s
Q2
= 0 ^ de)
V
o
9
Const(fs
Q2
g)
V
o
9
[[#1 y=1; wait x; : : :]]
V
(Const(V ))
) (
 !
s
Q2
= 0 ^ de)
V
o
9
Const(fs
Q2
g)
V
o
9
(l < 1 _ ((l = 1 ^Const(fs
Q2
g))
V
o
9
[[y=1; wait x; : : :]]
V
(Const(V ))))
) d:s
Q2
e

_
(d:s
Q2
e ^
 !
s
Q2
= 0)
V
o
9
[[wait x; : : :]]
V
(Const(V ))
) d:s
Q2
e

_
d:s
Q2
e; dxe; true
ut
As can be surmised from the two lemmas just proved, these basic results can
be quite easily, albeit tediously, proved. Proofs of the remaining lemmata in the
paper will be omitted since they follow the same routine used in the proofs of
lemmata 1 and 2.
Theorem 1. P1 non-overlap Q2
Proof. The proof follows from Lemmata 1 and 2:
Lemma 1, Lemma 2 and (A _B) ^ (C _D) ) A _C _ (B ^D)
) d:s
Q2
e

_ d:f
P1
e

_
(d:s
Q2
e; dxe; true ^ (d:f
P1
^ :xe

; df
P1
^ :xe; true)
) f DC reasoning g
d:s
Q2
e

_ d:f
P1
e

_
d:s
Q2
e; df
P1
e
) d:s
Q2
_ f
P1
e

) d:s
P1
_ f
P1
_ :s
Q2
_ f
Q2
e

= P non-overlap Q
ut
Theorem 2. P1 disjoint Q2
Proof. The proof is split into two parts:
Part I:
3df
P1
e
= true; df
P1
e; true
) f lemma 1 g
((d:f
P1
e

; df
P1
e) ^ d:xe); true))
) f lemma 2 g
((d:f
P1
e

; df
P1
e) ^ d:s
Q2
e); true))
) true; df
P1
^ :s
Q2
e; true
= 3df
P1
^:s
Q2
e
Part II:
3df
Q2
e
) true; df
Q2
e; true
) f start before nish g
true; ds
Q2
e; true
) f lemma 2 and DC reasoning g
true; dxe; true
) f lemma 1 and DC reasoning g
true; df
P1
e; true
= 3df
P1
e
From Theorem 1 and parts I and II we can conclude that P disjoint Q.
ut
Synchronization. Still considering the same parallel program, we would like to
show some synchronization properties of its components. There are two interest-
ing results we can show: that P1;HS(x,y) is fully synchronized with Q1;HS(y,x)
and that P2 and Q2 have a synchronized start.
Lemma 3. (x^y) must be true for exactly one time unit just before P1;HS(x,y)
terminates.
d:f
P1;HS(x;y)
^ :(x ^ y)e

_
(d:f
P1;HS(x;y)
e ^ (d:(x ^ y)e; ddx ^ yee)); df
P1;HS(x;y)
e

Lemma 4. (P1;HS(x,y)) synchro
L
(Q1;HS(y,x))
Proof. Immediately true from the law about initial program segments. ut
Lemma 5. (P1;HS(x,y)) synchro
R
(Q1;HS(y,x))
Proof. The proof uses Lemma 3:
Lemma 3 applied to both processes
) d:(x ^ y) ^ :f
P1;HS(x;y)
^ :f
Q1;HS(y;x)
e

_
(d:f
P1;HS(x;y)
e ^ (d:(x ^ y)e; ddx ^ yee)); df
P1;HS(x;y)
e

^
(d:f
Q1;HS(y;x)
e ^ (d:(x ^ y)e; ddx ^ yee)); df
Q1;HS(y;y)
e

) d:f
P1;HS(x;y)
^ :f
Q1;HS(y;x)
e

_
d:f
P1;HS(x;y)
^ :f
Q1;HS(y;x)
e; df
P1;HS(x;y)
^ f
Q1;HS(y;x)
e
) df
P1;HS(x;y)
= f
Q1;HS(y;x)
e

= (P1;HS(x,y)) synchro
R
(Q1;HS(y,x))
ut
Theorem 3. (P1;HS(x,y)) synchro (Q1;HS(y,x))
Proof. Follows immediately from Lemmata 4 and 5. ut
Theorem 4. (P2) synchro
L
(Q2)
Proof. Follows from Lemma 5 and law about synchronization and sequential
composition. ut
4.4 Case Study: Mutual Exclusion
The second example involves two processes competing for a valuable resource
which can only be used by one process at a time.
Each client process has a variable which it sets to true once it needs to use
the resource. It then waits until another variable denoting the availability of the
resource to be used by the process itself becomes true. A queue handler process
loops forever giving control to the rst process to ask for the resource. In the
case of a tie, the rst process is given priority.
QH = u1, u2 = 0, 0; CL1 = g1 = 0;
forever begin P1;
wait (g1 or g2); g1 = #1 1;
#1 u1, u2 = g1, g2 and not g1; wait (u1);
if (u1) then wait (not g1); Q1;
else wait (not g2); g1 = #1 0;
#1 u1, u2 = 0, 0;
end;
CL2 is dened similarly to CL1 but using variables g2 and u2 rather than g1
and u1 respectively. Processes P1, Q1, P2 and Q2 do not use the control variables.
Lemma 6. u1 must be true when Q1 terminates.
d:s
Q1
e

_
d:s
Q1
e

; d:f
Q1
^ u1e_
d:s
Q1
e

; (du1e ^ true; df
Q1
e); df
Q1
e

The symmetrical result for Q2 will be referred to as Lemma 6+.
Lemma 7. d:(u1 ^ u2)e

Theorem 5. Q1 non-overlap Q2
Proof. The proof follows from Lemma 6 and its symmetric result.
Lemma 6 and lemma 6+
) d(s
Q1
^:f
Q1
)) u1e

^
d(s
Q2
^:f
Q2
)) u2e

) f lemma 7 g
d:s
Q1
_ f
Q1
_ :s
Q2
_ f
Q2
e

= Q1 non-overlap Q2
ut
Theorem 6. Q1 disjoint Q2
Proof. The following result will be used later in the proof:
3df
Q1
e
) f lemma 6 and law about termination variables g
d:s
Q1
e

; ((true; df
Q1
e) ^ du1e); true
Also from lemma 6+:
d:s
Q2
e

_
d:s
Q2
e

; d:f
Q2
^ u2e_
d:s
Q2
e

; (du2e ^ true; df
Q2
e); df
Q2
e

Considering the three possible duration formulae:
Case i:
d:s
Q2
e

) f from previous result g
true; df
Q1
^ :s
Q2
e; true
= 3df
Q1
^ :s
Q2
e
Case ii:
d:s
Q2
e

; d:f
Q2
^ u2e
) d:s
Q2
e

; du2e
) f lemma 3.2 g
d:s
Q2
e

; d:u1e
) f from previous result g
true; df
Q1
^ :s
Q2
e; true
= 3df
Q1
^ :s
Q2
e
Case iii:
d:s
Q2
e

; (du2e ^ true; df
Q2
e); df
Q2
e

) f previous reasoning and lemma 3.2 g
d:s
Q2
e

; (du2e ^ true; df
Q2
e); df
Q2
e

^
d:s
Q1
e

; ((true; df
Q1
e) ^ d:u2e); true
) f DC reasoningg
(d:s
Q2
e

^ (true; df
Q1
e; true)); true _
(d:s
Q1
e

^ (true; df
Q2
e; true)); true
) true; df
Q1
^ :s
Q2
e; true _
true; df
Q2
^ :s
Q1
e; true
= 3df
Q1
^ :s
Q2
e_
3df
Q2
^ :s
Q1
e
Symmetrical reasoning holds for the case when3df
Q2
e. Hence, it has been proved
that:

3df
Q1
e
_3df
Q2
e

)

3df
Q1
^ :s
Q2
e
_3df
Q2
^ :s
Q1
e

This result, together with Theorem 3.1 shows that Q1 disjoint Q2.
ut
5 Conclusions and Future Work
Both case studies presented here would benet from further generalization. Using
induction, both algorithms can be readily extended to work with more than two
processes. In the rst case study, generalizing to processes which use more than a
single occurrence of the handshake code is also desirable. Finally, proving fairness
in the second case study is also an interesting challenge. It is desirable to show
that as long as all code inside crucial sections terminates, asking for the resource
guarantees that it is eventually made available. Intuitively, the delays used in
the assignment of g1 and g2 should ensure this property.
This paper attempts to show the advantages (and disadvantages) of using a
temporal logic to reason about timed parallelism by presenting examples which
illustrate how properties of such systems can be derived. This work is just one
part of integrating formal hardware verication into the simulation approach
to hardware design. The whole framework described in the rst section has to
be based upon a formal interpretation of the HDL in question, as is given in
this paper. Work is underway to prove that the semantics presented here are
consistent with a simplication of a Verilog simulator. Also, some techniques
enabling the interpretation of a specication language as hardware have been
developed. Hopefully, all this work will eventually tie up into a demonstration
of how standard industry techniques can be reinforced by formal methods to
provide a more exible and robust set of tools.
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